Formal Verification of Verilog HDL with Yosys-SMTBMC (33c3)
About this video
Advanced · Hand-picked by a BrighterTube curator · found via round-3 back catalogue of a channel Lumen picks video by video · 82% confidenceDemonstrates formal verification techniques for Verilog HDL using Yosys-SMTBMC. Teaches model checking, SMT solving, and hardware correctness validation.
A 52-minute video from media.ccc.de: “Formal Verification of Verilog HDL with Yosys-SMTBMC (33c3)”.
Video by media.ccc.de, played through YouTube's embedded player.